TECHNICAL REPORT ON

TIME TO ANALOGUE CONVERTER

for Neutron Array at IUAC

ELECTRONICS LABORATORY
Inter University Accelerator Centre *(Formerly Nuclear Science Centre)*
(An Autonomous Inter-University Centre of UGC)
Post Box No.: 10502, Aruna Asaf Ali Marg,
New Delhi 110067 (India)

TECHNICAL REPORT

TITLE	**: Technical Report on TIME TO ANALOGUE CONVERTER for Neutron Array at IUAC.**
AUTHORS	**: S.Venkataramanan, Arti Gupta, K.S.Golda, R.K.Bhowmik**
CATEGORY	**: Instrumentation**
REFERENCE NO	**: IUAC/TR/SV/2006-2007/_____**

Inter University Accelerator Centre
(Formerly Nuclear Science Centre)
(An Autonomous Inter-University Centre of UGC)
**Post Box No.: 10502, Aruna Asaf Ali Marg,
New Delhi 110067 (India) Phone: 2689 3955, 2689 2603, 2689 2601
Fax: 091-11-2689 3666   Email: info@nsc.ernet.in**

TECHNICAL REPORT ON

TIME TO ANALOGUE CONVERTER
for Neutron Array at IUAC

S.Venkataramanan*, Arti Gupta, Ranjan Bhowmik
Electronics Laboratory, Inter University Accelerator Centre,
P.B.10502,Aruna Asaf Ali Marg,
New Delhi 110067, India.
*email: venkat@iuac.ernet.in

Abstract: **At IUAC, we have succesfully developed and implemented a general purpose and compact TIME TO AMPLITUDE (TAC) converter for the ongoing Large Neutron Array[1] at IUAC. The TAC daughter card contains a TAC Hybrid Microchip BMC1522 alongwith level converters, power supply circuits and gain cum buffer circuit. Though recommanded for 500nS range, we have adopted the same for 100nS range and characterised its performances in this report.**

Specifications:

Time to Amplitude Converter

TAC Range   :100nS (Capacitor : 27pF / SM type)

Resolution   : better than 50pS [2]

Drift/Thermal stability*   : Short term (0-3 hours min)   : 120 pS

                                                      Long term (3 hours-24 hours)   : 30 pS

DNL measured   :

Inputs   :START/RESET, STOP of Fast NIM type.

Output range & Width   : 0   10Volts, 2.5μS

DC Supply required   :±12Volts and -6V (750 mWatts)

Card Dimension   :44mm, x 70mm x 10mm

Note:

Refer the Data sheet for different TAC range.

Different Type Capacitors may be tried for best thermal stability or Drift Characteristics.

* : Tested with Pulser and other electronic modules at room temp: 25Deg. For 24 Hours duration.

Introduction:

Time to Amplitude (TAC) is a very essential circuit function utilised for various Nuclear experiments in a accelerator laboratory. The commercial Single/Multiple width TAC modules available are of general purpose in nature. They are also costly, bulky and require additional level converters, cables and connectors in a experimental setup.

In order to cater similar applications, we have successfully developed a compact TAC daughter card, which can be incorporated into any custom Nuclear Electronic modules. They are self contained, having required non standard power supplies, level converters, amplifier cum buffer to drive a low impedance coaxial cable.

Principle of Operations:

The detail working principle of TAC Hybrid Micro Chip BMC-1522, developed by BARC and produced by M/s.BEL and detail circuit implementation are made available within this report. Apart from the HMC, circuit board contains a non-standard biasing supply (VBB- 1.1V) required by this chip, derived from M6V supply line. The required level converters (FNIM   ECL) are also implemented with a single transistor. The TAC range can be determined by Capacitor selection or Charging current (alter R2, R3) programming. The charging current is fixed and only Capacitor is changed to alter the TAC range. For example: 27pF is chosen for ~100 nS range in this design. High quality resistors (MFR, 1%, 25PPM) and Capacitor (Silver Mica) are used for best performance. The supply lines are filtered with LC type filters.

The TAC HMC is capable of 0-5V for the programmed TAC range. In order to make it identical to a commercial module, the output is amplified and buffered through composite amplifier containing LM6171 (WB Opamp) and BUF634 Buffer to obtain the dynamic output range 0- 10 Volts.

Buffer Amplifier

TAC_PT3
ELAB/IUAC
08/2005

Range Selection Cap.

BMC 1522
Z04

TAC_Daughter Card

Fig: TAC Daughter Card

500ns CH2 +DC   1.49 V   HO: 0%

PSD_TAC Output

f=2.3122kH

2:     2 V

Fig: Typical TAC Output

Performance test for **BMC1522_TAC-100nS**
Delay vs centroid

MCA: 8K, Cap: SM:27pF, Gain: +2

Delay in nS

Centroid Channel Number

Performance Test for BMC1522 Based TAC_100nS

Delay Vs Variation

Calibration: 75.34 Channels per nS Delay

Resolution: 35 pS

Delay in nS

Variation_Channels

Ref:

1. Development of TAC hybrid, V.B.Chandratre et al. NSNI 2004